Volume 7, Issue 5, October 2019, Page: 107-112
Science Innovation Review: Developers of Supercomputers in Russia
Andrey Molyakov, Institute of Information Technologies and Cybersecurity, Russian State University for the Humanities, Moscow, Russia
Received: Aug. 18, 2019;       Accepted: Sep. 23, 2019;       Published: Oct. 14, 2019
DOI: 10.11648/j.jeee.20190705.12      View  45      Downloads  22
Abstract
Author describes developers of supercomputers in Russia. The situation of a significant predominance of the field of science and education in the use of supercomputers in Russia was created artificially. Author believes that it will gradually improve in the natural process of state development. Due to the fact that the limit of miniaturization of the elemental base on the basis of silicon complementary metal-oxide-semiconductor (CMOS) technologies is approaching, i.e. the end of Moore’s law is approaching (in the region of 2024, currently 22nm, the expected limit is 5 nm in 2020), in foreign countries, parallel to exaflops projects, work is underway on the promising element-design base of the Post-Moore’s era. New application areas may require the creation of cluster supercomputers that differ from most modern ones oriented to high-performance computing, as well as supercomputers that differ from cluster ones, i.e. on a special element base and other special solutions, both in hardware and in software. This, in fact, is happening now in the United States and China. Author shows examples of the development in the world and in Russia of new applied areas for the use of supercomputer resources and these resources themselves. A complete solution to the protection problem is the development of supercomputers with hardware-based security levels for programs and data.
Keywords
Etaflops, Angara, Information Security, Supercomputer, Security Descriptor
To cite this article
Andrey Molyakov, Science Innovation Review: Developers of Supercomputers in Russia, Journal of Electrical and Electronic Engineering. Special Issue: Science Innovation. Vol. 7, No. 5, 2019, pp. 107-112. doi: 10.11648/j.jeee.20190705.12
Copyright
Copyright © 2019 Authors retain the copyright of this article.
This article is an open access article distributed under the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0/) which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
Reference
[1]
James Bamford. The NSA Is Building the Country’s Biggest Spy Center (Watch What You Say). http://www.infiltratednation.com/2012/03/nsa-is-building-countrys-biggest-spy.html.
[2]
O’Melia Sean, Elbirt Adam J., Enhancing the performance of symmetric-key cryptography via instruction set extensions, IEEE Transactions on Very Large Scale Integration Systems, Vol. 18, No. 11, pp. 1505–1518, 2010.
[3]
Jinjiang Yang, Peng Cao, Jun Yang. Reconfigurable architecture with high area efficiency for block cipher algorithms. Journal of Southeast University, Sept 2016, Vol. 46, No 5, pp. 939-944.
[4]
Shahbazi Karim, Eshghi Mohammad, Mirzaee Reza Faghih. Design and Implementation of ASIP-based cryptography processor for AES, IDEA, and MD5. Engineering Science and Technology, an International Journal, 20, 2017, 1308-1317.
[5]
Baoning Zhan, Wei Ge, Zhen Wang. A distributed cross-domain register file for reconfigurable cryptographic processor. Journal of Southeast University, Sept 2017, Vol. 33, No 3, pp 260-265.
[6]
Balfour J. et al. An Energy-Efficient Processor Architecture for Embedded Systems. IEEE Computer Architecture Letters, Vol. 7, No 1, January-June 2008, pp. 29-32.
[7]
Nowatzki Tony, Gangadhar Vinay, Sankaralingam Karthikeyan, Wright Greg. Pashing the Limits of Accelerator Efficiency While Retaining Programmability, IEEE High performance computer architecture conference, 2016, 13 pp.
[8]
Molyakov, А. S. New Multilevel Architecture of Secured Supercomputers/A. S. Molyakov//Current Trends in Computer Sciences & Applications 1 (3) – 2019. – PP. 57-59. – ISSN: 2643-6744 – https://lupinepublishers.com/computer-science-journal/special-issue/CTCSA.MS.ID.000112.pdf. – DOI: 10.32474/CTCSA.2019.01.000112.
[9]
Molyakov, A. S. Technological Methods Analysis in the Field of Exaflops Supercomputers Development Approaching/A. S. Molyakov, L. K. Eisymont//Global Journal of Computer Science and Technology: Information & Technology. – 2017. – № 1 (17). – РР. 37-44.
[10]
Molyakov, A. S. A Prototype Computer with Non-von Neumann Architecture Based on Strategic Domestic J7 Microprocessor/A. S. Molyakov//Automatic Control and Computer Sciences. – 2016. – № 50 (8). – РР. 682-686.
[11]
Molyakov, A. S. Token Scanning as a New Scientific Approach in the Creation of Protected Systems: A New Generation OS MICROTEK/A. S. Molyakov//Automatic Control and Computer Sciences. – 2016. – № 50 (8). – РР. 687-692.
[12]
Molyakov, A. S. Model of hidden IT security threats in the cloud computing environment/A. S. Molyakov, V. S. Zaborovsky, A. A. Lukashin//Automatic Control and Computer Sciences. – 2015. – № 49 (8). – РР. 741-744.
[13]
Herr A. Y. et al. An 8-bit carry look-ahead adder with 150ps latency and sub-microwatt power dissipation at 10GHz. arXiv: 1212. 2994v1 [quant-ph] Dec 2012. 6 pp.
[14]
Herr A. Rapid Single Flux Quantum Logic. Northrop Grumman. March 2012. 23 slides.
[15]
Frank K. Gurkaynak, Kris Gaj, Beat Muheim, Ekawat Homsirikamol, Christoph Keller, Marcin Rogawski, Hubert Kaeslin, Jens-Peter Kaps. Lessons Learned from Designing a 65nm ASIC for Third Round SHA-3 Candidates. ETH Zurich - George Mason University, 22-23 March 2012, 65 slides.
Browse journals by subject